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Abstract 
This paper deals with the analysis of the dynamic behavior of a hydrogenated amorphous silicon based thin-film transistor and 
with amorphous silicon technology as an alternative technique for the implementation of amorphous silicon based digital systems 
for active matrix liquid crystal displays and solar cells. It presents a model that considers the channel charge and its transient 
characteristics using the charge oriented model. The calculated dependences of capacitances on bias voltages are given taking 
into account the density of states of the amorphous silicon. An amorphous silicon based inverter is taken as a case study. The 
proposed analysis will contribute to develop accurate and efficient models that help simulators to target amorphous silicon 
devices in a practical design.
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1. Introduction 
Despite thin film microelectronics is presently in a large stage of development [1-6], there are several challenges 
with amorphous silicon technology. Many situations such as external voltage stress, temperature stress, stress time 
and exposure to ionizing radiation, impose serious limitations on the long term reliability of integrated circuits. In 
the case of hydrogenated amorphous silicon thin-film transistors (a-Si:H TFTs), extensive study has been dedicated 
to these specific conditions and to the parameters that cause device degradation and, if this degradation occurs in the 
insulator, at the insulator/semiconductor interface or, in the semiconductor itself [7,8]. Present research efforts focus 
on two major issues: increase of speed and elimination of threshold voltage shift. In applications such as realization 
of active matrix liquid crystal displays (AMLCDs), the design of a-Si: H TFT logic circuits seems attractive since as 
soon as a-Si switching array is fabricated, the design of these circuits comes into question.  
In a previous paper [9], we generated a model that describes the lower threshold and the upper threshold 
operational regimes in a-Si:H TFTs and presents the physics of a standard planar a- Si:H TFT with lateral current 
flow from source to drain. A dc analysis was performed including the accumulation region. The electrical properties 
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were discussed and expressions of drain current were derived. We were able to perform calculations of the electrical 
parameters for realistic distribution of density of states. Under the assumption of charge-oriented model [10], and 
using this analytical dc model, an analysis of the dynamic behavior of the a-Si:H TFT is given. It considers the 
channel charge and its transient characteristics. Through few illustrative calculations, the dependences of 
capacitances on bias voltages are given. The effect of these capacitances on the response of an a-Si inverter, taken as 
a case study, is studied before conclusion is drawn. 
2. Capacitance model 
The equivalent circuit we propose to describe the dynamic behavior of the studied transistor’s structure [9] is 
very simple. It is shown on figure 1. We consider the gate-to-source capacitance Cgs as the contribution of the 
overlap gate-to-source capacitance Cgso due to geometrical effects between the source-gate metal layer and the 
intrinsic gate-to-source channel capacitance Cgsi. Similarly, the gate-to-drain capacitance Cgd is the contribution of 
the overlap gate-to-drain capacitance Cgdo due to geometrical effects between the drain-gate metal layer and the 
intrinsic gate-to-drain channel capacitance Cgdi. Cgsi and Cgdi are calculated as partial derivatives of the total induced 
gate charge as follows: 
Fig. 1. An equivalent circuit of the a-Si:H TFT under study. 
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In the above equations and for reasons of convenience, the source voltage is taken as a reference in the calculation 
of the terminal charges. In the approach of charge oriented model [10], the source and drain charge shares Qs and Qd
are evaluated by mean of the channel charge Qch. The following equations have then to be solved: 
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Qch is the channel charge. It includes charge in the localized states, and free charge. L and W are the gate length and 
width of the transistor, respectively. The gate charge, which is estimated as Qg=-(Qs+Qd) for neutrality, can be 
calculated from the basic a-Si:H TFT equations [9]. Its calculation reduces to the calculation of channel charge. The 
source, drain and hence gate charges are functions of time by virtue of time dependence of gate and drain voltages. 
In the upper-threshold regime, the channel charge was found to be. 
( ) ( )( )22 2)( dsdstgstgsich VVVVLyVVCyQ −−−−=                             (5) 
and the terminal charges were estimated to: 
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where the terms V1 and V2 are bias dependent as follows 
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and 
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Ci is the insulator capacitance per unit area and Vt is the threshold voltage relative to the a-Si material. By 
substituting V1 and V2 in eq. (8), Qg becomes 
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The calculated capacitances were estimated to: 
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In the saturation regime, where Vg-Vt~Vdsat, the same model holds and Cgdi vanishes while Cgsi reduces to 
(2/3)WLCi. 
To analyze the below threshold regime, despite the methodology is the same as for the upper threshold regime, 
we have to notice that the gate–channel capacitance is not equal to WLCi, but changes to: 
gc
sub
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qdNWLC =                                    (15) 
where q is the electron elementary charge and Nsub is the charge density in the lower threshold regime. It is given by 
the lower threshold static current as [9] 
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which gives for the lower regime capacitances 
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3. Resutls 
The modelled capacitances were simulated for various bias conditions. The curves are shown in figures 1-4 as 
illustrations. The parameters used in the calculations were 120 μm for the channel length of the transistor, 8 μm for 
the width, 0.25 μm for the nitride thickness, and 300°K. We notice that the capacitances’ trends are very similar to 
those of the crystalline silicon [10] despite the different nature of this material compared to that of the amorphous 
silicon. This comes from the square law in the drain expression which is the same as for mosfets [9]. 
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Fig. 2. Gate-to-source capacitance vs drain voltage for                      Fig. 3. Gate-to-drain capacitance vs drain voltage for 
different gate voltages                                                                        different gate voltages 
Fig. 4. Gate-to-source capacitance vs gate voltage for                             Fig. 5. Gate-to-drain capacitance vs gate voltage  
different drain voltages.                                                                            for different drain voltages. 
In order to estimate the effect of the calculated capacitances on the circuit level, the intrinsic response of an a-Si 
inverter, taken as a case study, was studied. The calculated values were introduced in the analytical expression of the 
intrinsic inverter propagation delay time [11] as 
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where Cout=Coutl+Couti is the inverter output capacitance, contribution of the load transistor’s capacitance and the 
input transistor’s one, respectively, (W/L)l and (W/L)i are the width to length ratios of the load and input devices 
respectively, and tplhi and tphli are the intrinsic propagation delay times for low-to-high and high-to-low transitions, 
respectively. 
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The output capacitance of each transistor is estimated using the concept of Miller capacitance in the circuit of 
Fig. 1. Applying this concept allows us to break the capacitance Cgd into a component from the gate to ground and 
from the drain to ground. Figure 6 illustrates the variation of tpdi with (W/L)l to (W/L)i ratios ranging from 0.1 to 1.2, 
using eq. (19) and the aim-spice simulator. The biasing voltage is Vdd=20V and the input voltage switches from 0 to  
20V at a frequency of 10KHz and a duty cycle ratio of 50%. From this figure, it clearly appears that the agreement 
between our model and aim-spice model is satisfactory and better when (W/L)l/(W/L)i  0.4. 
Fig. 6. Intrinsic inverter propagation delay time as a function 
of (W/L)l to (W/L)i ratio. 
4. Conclusion 
An analysis of the dynamic behavior of an a-Si:H TFT is given through an analytical model that considers the 
channel charge and its transient characteristics. Through few illustrative calculations, the dependences of 
capacitances on bias voltages are given and are similar to those of the crystalline silicon based transistor, despite the 
different nature of the latter compared to amorphous silicon. Applying the calculated capacitances to the intrinsic 
propagation delay time of an a-Si inverter revealed that the agreement between our model and aim-spice model is 
better when (W/L)l/(W/L)i  0.4. 
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